The limit cycle behavior of a ternary filtering structure is investigated. It is found that the limit cycles behavior is dependent on the initial conditions of quantization error and the gain parameter in addition to the level of the dc input. The system is simulated and a random search procedure is set up to explore and extract its cyclical patterns.
Introduction
One of the ill-understood behavior patterns of ΣΔ modulators is the generation of periodic patterns or limit cycles at its output. Such a cyclic output produces discrete noise components. Remarkable studies have been made on the limit cycle nature of the first-and second-order ΣΔ modulators and on their elimination [1] [2] [3] . Despite the numerous attempts to identify the limit cycle mode of higher order (more than 2) ΣΔ systems [4] , an exact analysis has not been achieved yet. Understanding the limit cycle phenomenon in these systems is becoming more demanding due to their improved performance at equivalent oversampling ratios, which make them attractive to ΣΔ system designers. Moreover, due to their instability problem, which is the main drawback in these topologies, the limit cycle behavior should be thoroughly investigated as it has a strong relation to the issue of instability [5] .
In this paper we attempted to conduct a comprehensive analysis to the ternary-ΣΔ topology, which is regarded as a third order ΣΔ modulator, both mathematically and by simulation.
System Analysis
The ternary structure in Fig.(1) , which was utilized by [6] [7] [8] [9] to design single-bit DSP systems, is basically a third-order IIR filter. To analyze this system, let as assume x as the dc input, u(k) is the integrator output (just precede the quantizer), and then the quantizer output, y(k) will be given by: This system can be described as follows:
where α is a constant parameter. The complete iterative solution to eqn(1) is:
where u o , u 1 , and u 2 are the initial values of the integrator output, and y i = sgn(u i ). The functions p(n), g(n), and d(n) are given as follows:
If α = 1, eqn.(2) becomes:
where e i = u i − sgn(u i ), whereasĝ(k) represents the case when α = 1 and is given by:
If we assume a limit cycle of length L has occurred in the system, then from eqn.(2), y(k + L) = y(k). Solving and arranging for L yields:
If α=1, then u 2 − αy 2 = u 2 + (2 − 3α)y 2 = e 2 , and eqn. (8) becomes:
It is evident from eqn.(8) that the gain parameter has an important role in this matter, as it affects the initial conditions as well as the steady state operation. Both eqn. (8) and eqn. (9) imply that the occurrence of limit cycles in the this structure is conditional. If we adopt the approach in [10] [11] , by assuming x to belong to the set of rational numbers a/b, where a and b are prime integers, then all the terms that contain the signum function and multiplied by integer factors are also a subset of the same set of rational numbers, a/b. However, this condition is not sufficient in our structure to produce limit cycles and another condition should be met as well. Specifically, in eqn.(8) the factor (u 2 −αy 2 −2e 1 +e o ) or the factor (e 2 −2e 1 +e o ) in eqn. (9) must be equal to zero. Therefore, limit cycles occur in the ternary-ΣΔ system with periods of L given by:
Limit Cycles: Analysis and Simulation
In this section we focus on the detection and extraction of the limit cycles at the system output. This is done in both the frequency domain (using FFT) and time domain (using autocorrelation). The effect of OSR (oversampling ratio) will also be considered.
The cyclic sequences will be described as follows [12] :
where i denotes the number of transitions from +1 to -1 (or -1 to +1) within the limit cycle period, while the subscript j represents any integer. The values between brackets represent successive outputs that constitute one cycle, where +q i represents the number of consecutive +1's, whereas −q i represents the number of consecutive -1's, both at the i th transition. Fig.(3) illustrates an approach to find periodic patterns in the ternary structure. A sufficiently large number of lags (clock periods) in the autocorrelation function, R yy (n), should be used to insure that no longer cyclic period does exist. The figure reveals that the maximum limit cycle length L max for zero input in the ternary-ΣΔ topology shown in Fig.(1) is L max = 8. Same result can be obtained from the frequency domain, whereby the fundamental limit cycle frequency f o and its harmonics are located and then L max can be calculated as follows:
Zero-Input Limit Cycles
where f s is the sampling frequency. However, one should be aware that this is true only for stationary signals. Furthermore, the number of transitions i within the limit cycle is calculated as shown in Fig.(4) , where it is obvious that 
The constant parameter α has a vital role on the limit cycle behavior of the system under investigation in the case of zero-input. Fig. (5) shows the phase plane of the limit cycle that the ternary structure traps in (after a sufficiently long time)for x=0, α = 0.1 and initial conditions u o = 0.5, u 1 = 0.7, u 2 = 0.8.
It is worth noting here that the difference between the average output of any complete limit cycle and the input is zero, i.e., The gain parameter, α Max input dynamic range Figure 6 . Gain vs. maximum dc input beyond which no limit cycle occurs.
Limit Cycles for DC Inputs
The ternary-ΣΔ filter exhibits a highly non-linear limit cycle behavior. Furthermore, the parameter α appends an extra variable to the problem. On one hand, α controls the maximum dc input x max beyond which no limit cycle can be detected. This can be seen in Fig.(6) . On the other hand, as anticipated by eqn. (8), α may alter the limit cycle behavior through the variation of both the initial and steady-state conditions of the system. This alteration extends to include the quantization noise structure as well.
The frequencies of these patterns normally reside in the baseband region, however, their power is relatively low. This is due to the noise shaping effect of the ΣΔ modulator in this band of frequency. Shorter cycles that are in fact subsets of L max (and consequently located in a higher frequency band) suffer several orders of magnitude less attenuation, and therefore aggravate the problem of instability. As an example in this simulation: at x=1/20, Fig.(7) depicts the phase plane of limit cycle with L max =48, and the number of transitions = 12, the available limit cycle sequences are:
It can be easily seen that Q (2),1 is a subset of the mother sequence Q (12),1 and Q (2),2 is not valid as it is a shifted version of Q (12),1 . Our findings are as follows:
The structure may have long limit cycles (e.g., L max =200,300,...), and subsets of shorter cycles are given
The relation between the integers a, b (x = a/b) and L (e.g., L = a+b and f o = [m/b]f s ), well-known in the firstand second-order ΣΔ, is quite valid in this ternary structure, which is basically a third-order ΣΔ.
Although it is difficult to predict L max for a given input, it seems that a certain qualitative periodicity does exist.
Conclusions
A ternary-ΣΔ structure was analyzed mathematically without imposing any approximations. It was evident that the system exhibits a conditional limit cycle behavior. These conditions includes the initial quantization noise conditions and the constant gain parameter in addition to the dc input magnitude. The system was then simulated extensively and a random search method is utilized to discover and extract the limit cycles and identify their features. It seemed that this topology, which is similar to third order ΣΔ modulator possesses a highly non-linear behavior and is similar in some aspects to that of the first and second order ΣΔ modulators. Further insight investigation is recommended, as the issue of limit cycles in higher order modulators is vital for instability problem.
